NASA SBIR 2011 Solicitation
FORM B - PROPOSAL SUMMARY
||Command, Data Handling, and Electronics
||A 45 nm Low Cost, Radiation Hardened, Platform Based Structured ASIC
SMALL BUSINESS CONCERN (Firm Name, Mail Address, City/State/Zip, Phone)
American Semiconductor, Inc.
3100 S. Vista Ave., Suite 230
Boise, ID 83705 - 7368
PRINCIPAL INVESTIGATOR/PROJECT MANAGER (Name, E-mail, Mail Address, City/State/Zip, Phone)
3100 S. Vista Ave., Suite 230
Boise, ID 83705 - 7368
Estimated Technology Readiness Level (TRL) at beginning and end of contract:
TECHNICAL ABSTRACT (Limit 2000 characters, approximately 200 words)
The proposed 45 nm radiation hardened platform based structured ASIC architecture offers the performance and density expected of a custom ASIC with the low manufacturing cost associated with a structured ASIC. The low cost, high performance customization of the structured ASIC portion of the chip is made possible by the 1-D 45 nm Mask-Lite process technology. The chip architecture is optimized for sensor data handling applications in space and the design process provides for a short development schedule. The architecture provides a hard macro microcontroller core with via-ROM program memory, SRAM data memory, CPU support logic, an appropriate set of analog functions, and a structured ASIC section for application specific functionality. A rad-hard by design logic cell library is provided for the structured ASIC area of the die along with a number of pre-compiled macro functions such as timers and serial I/O to reduce development time. The 1-D Mask-Lite process provides a dramatic reduction in the mask cost, allowing lower volume designs to gain access to 45 nm technology, and provides performance improvement over conventional via mask structured ASIC technologies by eliminating metal layer stubs. Standard logic design, verification and layout EDA tools are used to complete a chip design. The fixed microcontroller platform portion of the chip is implemented with optimized standard cells rather than the structured ASIC logic cells, resulting in standard ASIC performance levels for the core logic.
POTENTIAL NASA COMMERCIAL APPLICATIONS (Limit 1500 characters, approximately 150 words)
Implemented with 45 nm 1-D Mask Lite radiation hardened standard cells, the proposed chip architecture is optimized for sensor data handling and actuator control applications in space or near-space environments. The hard macro analog and processor functions of the chip provide high performace processing comparable to a custom ASIC at a fraction of the cost, thereby supporting low volume designs which are processor based but need a significant level of custom logic to meet the mission needs. Built in analog and digital functions will provide for A/D conversion of analog inputs, standard serial interfaces to compatible sensors, SpaceWire interface to the intra-satellite network and actuator control support such as a multi-channel Pulse Width Modulation Timer. Exampe sensors would be velocity or position monitors, environmental sensors and imaging sensors. Actuator control is supported by circuits such as a multi-channel Pulse Width Modulated output Timer. Data processing is supported by a CPU with via ROM program memory for application specific code as well as the user customized structured ASIC logic which is ideal for implementing digital filters.
POTENTIAL NON-NASA COMMERCIAL APPLICATIONS (Limit 1500 characters, approximately 150 words)
The proposed architecture implemented with non rad-hard standard cell libraries is optimal for low to medium volume processor based designs which require some custom logic and need the performance achievable in a 45 nm technology but do not have the volumes to justify the cost of a full custom ASIC. Verifying prototype or first generation designs before committing to a custom ASIC for high volume production is one market segment for this chip architecture and technology. Another is low to medium volume applications for sensor data processing and/or actuator control such as in industrial control and monitoring, medical equipment, and communication systems. Conversion of FPGA based designs to a structured ASIC for unit cost reduction and power/performance improvement is another significant target market.
TECHNOLOGY TAXONOMY MAPPING (NASA's technology taxonomy has been developed by the SBIR-STTR program to disseminate awareness of proposed and awarded R/R&D in the agency. It is a listing of over 100 technologies, sorted into broad categories, of interest to NASA.)
Actuators & Motors
Autonomous Control (see also Control & Monitoring)
Circuits (including ICs; for specific applications, see e.g., Communications, Networking & Signal Transport; Control & Monitoring, Sensors)
Command & Control
Data Acquisition (see also Sensors)
Health Monitoring & Sensing (see also Sensors)
Materials (Insulator, Semiconductor, Substrate)
Microfabrication (and smaller; see also Electronics; Mechanical Systems; Photonics)
Positioning (Attitude Determination, Location X-Y-Z)
Process Monitoring & Control
Sensor Nodes & Webs (see also Communications, Networking & Signal Transport)
Form Generated on 11-22-11 13:43